

Universal Programming Organization

André DeHon
<andre@cs.caltech.edu>

Tuesday, June 18, 2002



CBS SS 2002: DeHon

Key Points

- Can express any function as a set of logic equations
 - With state: any Finite Automata
- Can implement any logical equation with gates
 - With only 2-input **nor** gates
- Can build substrates which can be *programmed* to perform any function
 - PLA, LUT
 - Spatial and temporal composition thereof

CBS SS 2002: DeHon

Logical Equations

CBS SS 2002: DeHon

Familiar with Basic Logic

- AND: true if **all** inputs are true
 - $O = \text{and}(a, b)$
 - $O = a * b$
 - $O = a * b * c * d$
- OR: true if **any** inputs are true
 - $O = \text{or}(a, b)$
 - $O = a + b$
- NOT: true if input false; false if input true
 - $O = \text{not}(a)$
 - $O = !a$

CBS SS 2002: DeHon

Additional Logic

- NOR = Not OR
 - $O = \text{nor}(a,b) = \text{not}(\text{or}(a,b))$
- NAND = Not AND
 - $O = \text{nand}(a,b) = \text{not}(\text{and}(a,b))$
- XOR = exactly one input true
 - $O = \text{XOR}(a,b) = a * !b + !a * b$
 - Multi-input defined as cascaded 2 input
 - $\text{XOR}(a,b,c) = \text{XOR}(\text{XOR}(a,b),c)$

CBSSS 2002: DeHon

Boolean Expressions

- Write expressions
 - $O = a * b * c + !b * !a + a * !c$
- Distribute
 - $O = a * (b + c) = a * b + a * c$
- DeMorgan's Equivalence
 - $O = !(a + b) = !a * !b$
 - $O = !(a * b) = !a + !b$

CBSSS 2002: DeHon

Any Function

- Function: (Mathematical definition)
 - each input vector
 - (set of truth values for input symbols)
 - maps to exactly one output vector
 - output is deterministic
 - output depends only on the input vector

CBSSS 2002: DeHon

Sketch of “Any Function”

- Consider binary output function:
 - will have either true or false (1 or 0) for each input vector
 - can pick out each input vector with an **and**
 - e.g. a b c d having values 1 0 1 1
 - we would pick this out with the term:
 - $\text{and}(a,!b,c,d)=a*!b*c*d$
 - **or** together all such terms for true outputs

CBSSS 2002: DeHon

Any Function (cont.)

- e.g. if want true when a b c d has values:
 - 1 0 1 1,
 - 0 1 0 0,
 - or 0 0 1 1
- we get:
 - $O = a * !b * c * d + !a * b * !c * !d + !a * !b * c * d$

CBSSS 2002: DeHon

Not Simplest

- Result is not necessarily the smallest way to express
- e.g. if want true when a b c d has values:
 - 1 0 1 1, 0 1 0 0, or 0 0 1 1
- we got:
 - $O = a * !b * c * d + !a * b * !c * !d + !a * !b * c * d$
- Also
 - $O = !b * c * d + !a * b * !c * d$

CBSSS 2002: DeHon

Any Function Sketch

- Previous example showed single output bit
- For multiple output bit functions
 - simply write one equation for each output bit

CBSSS 2002: DeHon

Logic Model

- We can express any function as a set of logic equations

CBSSS 2002: DeHon

Gates

CBSSS 2002: DeHon

Gates as Building Blocks

- Typical building block is small gates
 - Finite number of inputs (1—4)
- Gate is a small logic expression itself
 - $\text{and2}(a,b)=a*b$
 - $\text{xor2}(a,b)=a!*b+!a*b$
- To implement logic express as gates
 - Simply factor into gates

CBSSS 2002: DeHon

Factor into gates

- Can always factor large **and** or **or** into small gates
 - $a*b*c*d*e*f$
 - $\text{and}(a, \text{and}(b, \text{and}(c, \text{and}(d, \text{and}(e, f))))$
 - $\text{and}(\text{and}(\text{and}(a, b), \text{and}(c, d)), \text{and}(e, f))$
- Sufficient to cover our expressions for any function
- Two-input gates sufficient to implement all logical expressions

CBS5 2002: DeHon

Minimal Gate Set

- Only need one kind of gate
 - If it has the right properties
- Consider **nor**:
 - $0 = !a = \text{nor}(a, a)$
 - $0 = \text{and}(a, b) = \text{nor}((\text{nor}(a, a), \text{nor}(b, b)))$
 - $= \text{nor}(!a, !b) = !(!a + !b) = a * b$
 - $0 = a + b = \text{nor}((\text{nor}(a, b), \text{nor}(a, b)))$
- Can implement all logical expressions using only 2-input **nor** gates

CBS5 2002: DeHon

Universal Gate Model

- Can implement any logical equation with finite-input gates
 - With only 2-input **nor** gates

CBSST 2002: DeHon

Programmable Building Blocks

CBSST 2002: DeHon

Specific→Programmable

- Previously argued could build any particular boolean function
- Can also build circuits which can perform more than one function
 - ultimately, any function

CBSSS 2002: DeHon

Simple Version

- $\text{prog2gate}(a,b,s) = s \cdot (a \cdot b) + !s \cdot (a + b)$
- If s is **true**
 - prog2gate1 performs: $a \cdot b$
- Otherwise
 - prog2gate1 performs: $a + b$

CBSSS 2002: DeHon

Programmable gate

- prog2gate1
 - Is programmable
 - Can make it perform like either gate
 - By performing one operation or the other

CBSSS 2002: DeHon


Extended

- Prog2gate(a,b,s0,s1,s2)=
 $((s0*s1*s2)^*(a*b)+$
 $(s0*s1*!s2)*!(a*b)+$
 $(s0*!s1*s2)*(a+b)+$
 $(s0*!s1*!s2)*!(a+b)+$
 $(!s0*s1*s2)*(a*!b+!a*b)+$
 $(!s0*s1*!s2)*(a*b+!a*!b))$

CBSSS 2002: DeHon

Programmable Wiring


- $\text{Mux}(a,b,s) = !s*a + s*b$
- Passes a or b to output based on s



CBSST 2002: DeHon

Can build Larger

- $\text{mux4}(a,b,c,d,s0,s1) =$
 $\text{mux2}(\text{mux2}(a,b,s0),$
 $\text{mux2}(c,d,s0),s1)$



CBSST 2002: DeHon


Can also use for logic

- $\text{and2}(a,b) = \text{mux4}(0,0,0,1,a,b)$
- $\text{or2}(a,b) = \text{mux4}(0,1,1,1,a,b)$
- $\text{nand2}(a,b) = \text{mux4}(1,1,1,0,a,b)$
- Just by routing “data” into this mux4,
 - Can select **any** two input function

CBSSS 2002: DeHon

Implication


- Just based on some extra bits
 - Can “program” how wired up
 - Can “program” which gate behavior



CBSSS 2002: DeHon

Memory Cell

- Memory Cell
 - Gate which remembers a value
- Can build out of gates we have seen
- $v = \text{mux2}(v, \text{new_value}, \text{load_cell})$




- usually a more direct/efficient implementation)

CBS55 2002: DeHon


Memory Array

- Often build into array
- A Memory:
 - Series of locations
 - Can write values into
 - Read values from



CBS55 2002: DeHon


Could build Memory w/ Muxes



CBS55 200

Programmable Gates

- Can use the memory cells to hold the personalization bits for programmable gates



CBS55 2002: DeHon

CBSSS 2002: DeHon

CBSSS 200

K-LUT

- LUT = Look-Up Table
- K-input LUT
 - Can generalize memory to arbitrary k
 - Can be programmed to implement any function of k-inputs
- ...but requires 2^k memory bits to do so

CBSSS 2002: DeHon

Exponential Size Problem

- LUT – will need exponentially more gates to handle more inputs
- But many functions only need linearly more gates
 - $O=a*b*c*d*e*f....$
 - Can be implemented with linear gates

CBSSS 2002: DeHon

Programmable Array Logic (PLAs)

CBSSS 2002: DeHon


PLA

- Directly implement flat (two-level) logic
 - $O = a*b*c*d + !a*b!*d + b!*c*d$
- Exploit substrate properties allow wired-OR

CBSSS 2002: DeHon

Wired-or


- Connect series of inputs to wire
- Any of the inputs can drive the wire high



CBS55 2002: DeHon

Wired-or


- Obvious Implementation with Transistors



CBS55 2002: DeHon

Programmable Wired-or


- Use some memory function to programmable connect (disconnect) wires to OR
- Fuse:



CBSSS 2002: DeHon


Programmable Wired-or

- Gate-memory model



CBSSS 2002: DeHon


Diagram Wired-or



CBSSS 2002: DeHon

Wired-or array


- Build into array
 - Compute many different **or** functions from set of inputs



CBSSS 2002: DeHon

Combined **or**-arrays to PLA


- Combine two **or** (**nor**) arrays to produce PLA (**and-or** array)



CBSSS 2002: DeHon

PLA


- Can implement each **and** on single line in first array
- Can implement each **or** on single line in second array



CBSSS 2002: DeHon

PLA

- Efficiency questions:
 - Each **and/or** is linear in total number of potential inputs (not actual)
 - How many product terms between arrays?



CBS 2002: DeHon

PLA Product Terms

- Can be exponential in number of inputs
- E.g. n-input **xor** (parity function)
 - When flatten to two-level logic, requires exponential product terms
 - $a*b + !a*b$
 - $a*b*c + !a*b*c + !a*b*c + a*b*c$
- ...and shows up in important functions
 - Like addition...

CBS 2002: DeHon

Spatial Composition


CBS SS 2002: DeHon

Decomposing

- Large PLAs, LUTs
 - Can be arbitrarily inefficient on some problems
- **But** gates seem efficient
- **Try:** finding a way to hook up
 - Small PLAs, LUTs, nor-gates


CBS SS 2002: DeHon

Logic Blocks w/ Interconnect



CBSSS 2002: DeHon


Logic Blocks w/ Interconnect



CBSSS 2002: DeHon

Crossbar

- Use wired-or like property like PLA array
 - Implement efficiently



CBSSS 2002: DeHon

Crossbar Efficiency

- Takes N^2 area
 - Better than exponential!
 - But seems expensive
- Will return
 - Talk about costs (tomorrow)
 - Talk about interconnect (following day)

CBSSS 2002: DeHon

Spatial Composition

- Can implement any function programmably
 - Divide into small functions
 - Use small PLAs/LUTs to implement gates
 - OR Transform into **nor** gates
 - Other fixed/universal logic functions
 - Connect up with programmable interconnect

CBS55 2002: DeHon

Temporal Composition

CBS55 2002: DeHon

Temporal

- Don't have to implement all the gates at once
- Can use one gate over time


CBSSS 2002: DeHon

Temporal Decomposition

- Take Set of gates
- Sort topologically
 - All predecessors before successors
- Give a unique number to each gate
 - Hold value of its outputs
- Use a memory to hold the gate values
- Sequence through gates


CBSSS 2002: DeHon

Example Logic




CBS SS 2002: DeHon

Numbered Gates



CBS SS 2002: DeHon

nor2 Memory/Datapath



CBSSS 2002: DeHon

Programming?

- How do we program this network?


CBSSS 2002: DeHon

Programming?

- Program gates
 - Tell each gate where to get its input
 - Tell gate n where its two inputs come from
 - Specify the memory location for the output of the associated gate
 - Each gate specified with two addresses
 - This is the *instruction* for the gate

CBS55 2002: DeHon


Temporal Gate Architecture



CBS55 2002: DeHon

Programmable Variation


- Can use programmable gate in place of **nor** gate



CBS55 2002: DeHon

Processor


- Conventional Processor is a variant of this
 - Uses an ALU for the programmable gate



CBS55 2002: DeHon

Temporal-Spatial Variation

- Can have any number of gates
 - Extreme is spatial



CBSSS 2002: DeHon

Temporal Composition

- Can implement any function programmably
 - Divide into small functions
 - Use small PLAs/LUTs to implement gates
 - OR Transform into **nor** gates
 - Other fixed/universal logic functions
 - Use single (or small number) such gates
 - Use memory to store function outputs
 - Connect up in time by sequencing through operations

CBSSS 2002: DeHon

Wrapup

CBS SS 2002: DeHon

Key Points

- Can express any function as a set of logic equations
 - With state: any Finite Automata
- Can implement any logical equation with gates
 - With only 2-input **nor** gates
- Can build substrates which can be *programmed* to perform any function
 - PLA, LUT
 - Spatial and temporal composition thereof

CBS SS 2002: DeHon

Coming Soon...

- Not clear
 - Which preferred, when?
 - Right size for PLAs, LUTs...
- Depends on substrate costs
 - Discuss next time
- Need to understand interconnect costs
 - Discuss following time