

Large-scale Nano-PLA Meshes with Efficient Logic Mapping

Kumar Jeev¹, Paolo Codenotti², Vivek Rajkumar³, and Akhsar Kharebov⁴

¹ Coastal Carolina University,
Conway, South Carolina, USA

kjeev@coastal.edu

² University of Chicago,
Chicago, Illinois, USA

paoloc@uchicago.edu

³ University of Washington,
Seattle, Washington, USA

vr@u.washington.edu

⁴ University of California,
Santa Barbara, California, USA

akhsar@umail.ucsb.edu

Abstract. An area efficient architecture for organization of sublithographic PLAs (Programmable Logic Arrays) is proposed. We also suggest three different algorithms for efficient logic mapping on this architecture, namely the Max-Clique Partitioning, Repeated Min-Cut, and Multi-level Construction via Coarse Graphs. Each of the algorithms is presented in different individual and independent sections in this report. Comparisons are made with existing algorithms on benchmark circuits where necessary.

1 Architecture

Recent advances in molecular electronics [20] [10] and sub-lithographic Nano-architectures of FPGAs (Field Programmable Gate Arrays) [4] [9] [25] has reaffirmed the belief that nanotechnology will extend the Moore's Law [21] in this new century [14] [22]. Most of these nano-architectures [1] [5] [6] [24] are crossbar structures because of their ease of fabrication and support for defect tolerance. This paper envisions an architecture for full-scale electronic systems based on the crossbar approach.

We organize the nano-PLAs into nano-PLA blocks and further group them into nano-PLA clusters. These nano-PLA clusters form the building blocks of reconfigurable nano-electronic devices similar to the existing lithographic CPLDs (Complex Programmable Logic Devices). Because of the bottom-up fabrication techniques used to make these nano-electronic devices, they will have interconnect requirements very different [6] from the existing CPLDs [7]. Their efficiency would closely depend on the logic mapping technique used to embed logic onto them.

2 Max-Clique Partitioning

Traditionally, logic mapping techniques in VLSI design literature have been divided into two classes - the Bottom-up Clustering and the Recursive Top-down Partitioning [19]. The Top-down partitioning methods [17] [8] [26] divide a circuit into smaller and more manageable components. The Bottom-up clustering methods [2] [11] [23] look at the problem of circuit logic break-up from the view of grouping together elements to form circuit clusters. While top-down methods fail in cases when the circuits are large because of their complexity, bottom-up fail because of their lack of reliance on the global view of the circuit. The algorithm proposed banks on the strengths of both these methods and in that sense is a hybrid of the two.

Recent developments in graph heuristics for maximum clique search [3] [16] are the motivation of the proposed algorithm. These heuristics are used to find the maximum clique in the adjacency graph of the netlist for a circuit. This clique is removed and the maximum clique in the residual graph is searched and so on. The partitions so obtained are unbalanced and we balance them using bottom-up techniques based on density criterions.

3 Min-Cut based Partitioning

We are considering the problem of partitioning a graph into subgraphs of constant size, with the minimum possible interconnect between the partitions. This problem is known to be NP-Hard even in the case of two partitions (this is called bipartitioning). However, several heuristics have been developed for efficient approximations of bipartitioning [13] [27] [12] [18]. On the other hand, other approximations take a more bottom up approach [2] [11] [23]. We implemented a bottom up max-clique based heuristics. This however, is slow on large inputs, and gives better results on denser graphs, where there are large cliques of which to take advantage. Thus we get better results by first applying a min-cut based heuristics on the large input, and then the bottom up max-cut based heuristics on the smaller, denser subgraphs created as partitions by the min-cut heuristics. The min-cut heuristics we implemented is based on the paper [27] on bipartitioning. The technique used in [27] is to construct a network flow from our graph, such that a min-cut in the network flow will correspond to a min-net-cut in the graph. Although a min-net-cut is not optimal, it will be a good approximation.

4 Multi-level Partitioning via Coarse Graphs

A mesh of nanowires with PLAs at particular junctions can be logically programmed to fit logic functions. However, doing this efficiently is a problem, since looking at all possible combinations is a lengthy process. We work to solve this situation by reducing the nanomesh into a graph. The algorithm that I use is a multilevel algorithm for partitioning generic graphs proposed by Bruce

Hendrickson and Robert Leland of the Sandia National Laboratories [15]. The algorithm can be generalized as this: it breaks down a given graph into smaller and smaller graphs (hence the "multilevel"). This breakdown is accomplished using coarsening methods. Once it is small enough, the graph is partitioned (using a spectral method, although others can be substituted). Then, the graph in question and the partitions are uncoarsened until the original graph is achieved. As the number of possible partitions grows exponentially with the size of the vertex set, a maximal partition of the coarse graph is faster than a partition of the original graph. Obviously, the main setback is that "only a small number of the possible fine graph partitions are represented" and examined on the coarse graph [15].

References

1. Chen Y., Jung G., Ohlberg D., Li X., Stewart D., Jeppesen J., Nielsen K., Stoddart J., Williams R., "Nanoscale molecular-switch crossbar circuits", *Nanotechnology*, 14:4628, 2003.
2. Cong J., Smith M., "A Parallel Bottom-up Clustering Algorithm with Applications to Circuit Partitioning in VLSI Design", *Proceedings of the Thirtieth IEEE Design Automation Conference*, pp. 755-560, 1993.
3. Coudert O., "Exact Coloring of Real-Life Graphs is Easy", *Proceedings of Thirty-fourth IEEE Design Automation Conference*, (00):121-126, 1997.
4. DeHon A., "Array-Based Architecture for FET-based Nanoscale Electronics", *IEEE Transactions on Nanotechnology*, 2(1):23-32, March 2003.
5. DeHon A., Lincoln P., Savage J., "Stochastic Assembly of Sublithographic Nanoscale Interfaces", *IEEE Transactions on Nanotechnology*, 2(3):165-174, 2003.
6. DeHon A., Wilson M. J., "Nanowire-Based Sublithographic Programmable Logic Arrays", *Proceedings of the 2004 ACM/SIGDA Twelfth International Symposium on Field Programmable Gate Arrays*, pp. 123-132, February 2004.
7. DeHon A., "Balancing interconnect and computation in a reconfigurable computing array", *Proceedings of the 1999 ACM/SIGDA Seventh International Symposium on Field Programmable Gate Arrays*, pp. 69-78, February 1999.
8. Fiduccia C. M., Mattheyses R. M., "A Linear-Time Heuristic for Improving Network Partitions", *Proceedings of Nineteenth Design Automation Conference*, pp. 175-181, 1982.
9. Goldstein S. C., Budiu M., "NanoFabrics: Spatial Computing using Molecular Electronics", *Proceeding for International Symposium on Computer Architecture*, pp. 178-189, June 2001.
10. Gudiksen M. S., Lauthon L. J., Wang J., Smith D. C., Lieber C. M., "Growth of nanowire superlattice structures for nanoscale photonics and electronics", *Nature*, 415:617620, February 7 2002.
11. Hagen L., Kahng A. B., "A New Approach to Effective Circuit Clustering", *Proceedings of IEEE/ACM International Conference on Computer-Aided Design*, pp. 422-427, 1992.
12. Hagen L., Huang J. H., Kahng A. B., "On implementation choices for Interactive Improvement Partitioning Algorithms", *European Design Automation conference*, pp. 144-149, 1995.
13. Hauck S., Borriello G., "An evaluation of Bipartitioning Techniques", *IEEE Trans. on CAD*, Vol. 16, No. 8, pp. 849-866, August 1997.

14. Heath J. R., Kuekes P. J., Snider G. S., Williams R. S., "A defect-tolerant computer architecture: Opportunities for nanotechnology", *Science*, 280:1716-1721, June 12, 1998.
15. Hendrickson B., Leland R., "A multilevel algorithm for partitioning graphs", *Proceedings of the 1995 ACM/IEEE conference on Supercomputing (CDROM)*, p.28-28, San Diego, California, United States, December 4-8, 1995.
16. Jagota A., Sanchis L., "Adaptive, Restart, Randomized Greedy Heuristics for Maximum Clique", *Journal of Heuristics*, 7:6, pp. 565-585, November 2001.
17. Kernighan B. W., Lin S., "An efficient heuristic procedure for partitioning graphs", *Bell System Technical Journal*, 49:291-307, February 1970.
18. Krishnamurthy B., "An improved Min-Cut Algorithm for partitioning VLSI Networks", *IEEE Transactions on Computers*, Vol. C-33, No.5, pp. 438-446, May 1984.
19. Lengauer T., "Combinatorial algorithms for Integrated Circuit Layout", John Wiley & Sons, Chichester, 1990.
20. Luo Y., Collier P., et.al., "Two-Dimensional Molecular Electronics Circuits", *ChemPhysChem*, 3:519-525, 2002.
21. Moore G., "Cramming more components onto integrated circuits", *Electronics*, Vol. 38, No. 8, April 19, 1965.
22. Milunovich S., Roy J. M. A., "The Next Small Thing - An introduction to nanotechnology", *Merrill Lynch Technical Trends Comment*, United States Technology Strategy, September 2001.
23. Singh A., Marek-Sadowska M., "Circuit clustering using graph coloring", *Proceedings of International Symposium Physical Design*, pp. 164-169, 1999.
24. Snider G., Kuekes P., Williams R. S., "CMOS-like logic in defective, nanoscale crossbars", *Nanotechnology*, 15:881891, 2004.
25. Tour J. M., "Molecular Electronics: Commercial Insights, Chemistry, Devices, Architecture and Programming", World Scientific Publishing Company, New Jersey, 2003.
26. Wei Y. C., Cheng C. K., "Towards Efficient Hierarchical Designs by Ratio Cut Partitioning", *Proceedings of IEEE International Conference on Computer-Aided Design*, pp. 298-301, 1989.
27. Yang H., Wong D. F., "Efficient Network Flow based Min-Cut Balanced Partitioning", *International Conference on Computer-Aided Design*, pp.50-55, 1994.